Probabilistic spin logic (PSL) based on networks of binary stochastic neurons (or p-bits) has been shown to provide a viable framework for many functionalities including Ising computing, Bayesian inference, invertible Boolean logic and image recognition. This paper presents a hardware building block for the PSL architecture, consisting of an embedded MTJ and a capacitive voltage adder of the type used in neuMOS. We use SPICE simulations to show how identical copies of these building blocks (or weighted p-bits) can be interconnected with wires to design and solve a small instance of the NP-complete Subset Sum Problem fully in hardware.
I. INTRODUCTION
Probabilistic spin logic (PSL) has been shown to provide a viable framework for Ising computing [1] [2] [3] , Bayesian inference [2, 4] , invertible Boolean logic [5] , and image recognition [6] . The PSL model is defined by two equations [5] loosely analogous to a neuron and a synapse.
The former is what we call the p-bit whose output m i is related to its dimensionless input I i by the relation m i (t + ∆t) = sgn{rand(−1, 1) + tanh(I i (t))} (1a)
where rand(−1,+1) is a random number uniformly distributed between −1 and +1, and t is the normalized time unit. The synapse generates the input I i from a weighted sum of the states of other p-bits according to the relation
where, h i is the on-site bias and J ij is the weight of the coupling from j th p-bit to i th p-bit and I 0 , a dimensionless constant. The objective of this paper is to present a voltage-driven hardware building block using present day device technologies such as embedded MRAM [7] and Floating-Gate MOS transistors, such that identical copies of the same block can be interconnected with wires to implement Eqs. 1.
The paper is organized as follows: We first show a complete hardware mapping for the weighted p-bit by augmenting a recently introduced Magnetic Random Access Memory (MRAM) type stochastic unit with a floating gate MOS-based capacitive network. We then show how the results of a fully interconnected W p-bit circuit closely approximate the the ideal equations using an example of an "invertible" Full Adder that can perform 1-bit addition and subtraction. Finally, we show how such invertible Full Adders can be interconnected to solve a simple instance of the NP-complete Subset Sum Problem.
Each example in this paper has been obtained using the full SPICE model which simply uses transistors, capacitors and resistors without any additional complex circuitry or processing.
II. BUILDING BLOCK
Our building block has two components corresponding to the two Eqs. 1a,b. The one on the right is an embedded low-barrier unstable MTJ [5] which provides a stochastic output whose average value is controlled by the input voltage:
where ±V DD /2 are the supply voltages, and V 0 is a parameter (∼ 22 mV) describing the width of the sigmoidal response.
The value of V 0 depends on the details of the 1T/1 MTJ in the embedded MRAM structure [9] . G 0 of the MTJ is matched to center the transfer characteristics of the whole W p-bit as shown in Fig.1d . To do that a DC analysis is performed, where an input voltage of "0" (V GS = 0.4 V to turn ON the transistor) is applied at V i and G 0 is swept to observe V OUT+ and V OUT− . The value of G 0 for which V OUT+ =V OUT− = 0 (when V DS =0.4 V) is the value picked for the MTJ conductance. In this case it is 1/G 0 ≈62 kΩ, and it seems reasonable considering the RA-products of modern MTJs. The value of V 0 depends on the choice of G 0 among other factors including transistor characteristics.
The second of Eqs. 1 is implemented by the component on the left of Fig. 1 , which is a capacitive voltage adder just like those used in neuMOS devices [8, 10] . We can write
Note that the capacitive voltage divider typically attenuates the voltage V i at its output, and the inverter is intended to scale it up to V in,i , the two being related The first is the p-bit on the right implemented through an embedded low-barrier unstable MTJ [5] with two inverters added to give positive and negative outputs. The low-barrier MTJ can be designed using low barrier or circular nanomagnets. The second is the capacitive voltage adder with an inverter structure on the left similar to the floating gate MOS transistors used in neuMOS devices [8] . We call this combination of p-bit and its weight logic a weighted p-bit ( The inputs in each case is swept from −0.4V to +0.4V in 1 µs. The yellow dots are time averaged values at each point over 300 ns and the solid blue line is a tanh fit with the fitting parameters ν0 and V0 using the magnet parameters in [9] . All transistors were modeled using minimum size (nfin=1) 14 nm HP-FinFET Predictive Technology Models. approximately by
where ν 0 is a parameter characteristic of the inverter. Eqs. 2a,b can be mapped onto the PSL Eqs. 1a,b by defining
The significance of C 0 is that we assume the input is composed of many identical capacitors C 0 , and that the weights J ij have been designed to have integer values such that C ij can be implemented by connecting J ij elementary capacitors in parallel. The other coefficients z i , b i are also integers and we adjust the number z i of grounded capacitors to make z i + b i + j J ij = K a constant, so that I 0 is independent of index i:
Note that K is usually a fairly large number equal to the sum of all the weights, and to implement an I 0 ∼ 1 it is important to keep the factor (V DD /2ν 0 )(V DD /2V 0 ) to be much grater than 1. This is the reason for using an inverter between the capacitive voltage adder and the p-bit. Fig. 1b shows the icon we use to represent our building block which we call a weighted p-bit. The input consists of four types of inputs designated S, D and Q having capacitances C 0 , 2 C 0 and 4 C 0 . Combinations of these are used to implement different weights J ij and different bias h i . Each block has two outputs V 
III. INVERTIBLE FULL ADDER
In PSL, any given truth To ensure a uniform I 0 is applied to each p-bit (Eq. 4), the same weighting factor K needs to be used for all W pbits. To choose a given I 0 , we first find max(b i + J ij ) for any given [J], and then ground
unit capacitances for all terminals where M is a number that can be used to control I 0 , a larger M causing a smaller I 0 . Fig. 2b shows explicit connections made to one of the inputs "A" and Fig. 2c shows the subcircuit of the Full Adder with C i , B, A as inputs, S, C 0 as the outputs, and h Ci , h B , h A , h S , h Co as the clamping pins. The SPICE model is run for 1µs) is compared with the PSL equations where each p-bit is updated in random but sequential order [5] . In this example a relatively low I0 = 1/3 is chosen to emphasize how the models are in good agreement even in the magnitudes of the minor peaks of the histogram.
table. In the invertible mode S and C 0 are clamped to (0,1) and the circuit stochastically searches consistent combinations of C i , B, A to satisfy the truth table: {C i , B, A} = {{0, 1, 1}, {1, 0, 1}, {1, 1, 0}}. Fig. 4 shows steady state (t = 1 µs) histogram plots after thresholding of the Full Adder operation in direct and inverted mode side by side with results from the PSL model based on Eq. 1.
The good agreement between the ideal PSL model and the coupled SPICE simulation that solves PTM-based transistors models with stochastic LLGs validates the hardware mapping of the ideal p-bit equations with the weighted p-bits. 
IV. 3SUM PROBLEM
3SUM is a decision problem in complexity theory that asks whether three elements of a given set can sum up to zero. A variant of the problem is when the set of three numbers have to add up to a given constant number. This problem has a polynomial time solution and is not in NP. In this section, we show how the invertibility feature of the Full Adders can be exploited to design a hardware 3SUM solver. In the next section, we show how the 3SUM hardware can be modified to design a general solver for the NP-complete Subset Sum Problem.
The invertibility property of the Full Adders ensure that given the sum, it can provide the possible input combinations for that sum as shown in Fig.4a . So an n-bit 3 number adder circuit implemented in PSL can essentially provide solution sets for the 3SUM problem when the sum is clamped to a given value. Fig. 4a shows the circuit constructed out of Full Adders to solve a 4-bit 3SUM problem. Each of the Full Adders in the circuit are the 14 p-bit invertible adders that were shown in Fig. 3 . The first row of adders adds the two Unlike the 3SUM, in this case inputs are constrained to a given value specified by the set chosen to be G ={1, 2, 4} in this example. Then a target S is selected and the output of the adders are clamped to the target value as shown in (b). (c) Shows three different instances of a target where the inputs find a consistent combination (the correct subset of G) to satisfy the target. Histograms show that the highest probable state is the correct subset in a ≈ 16 ns simulation. Another important difference from the 3SUM circuit is that the information flow is directed from the target (second layer of adders) to the first layer of adders.
4-bit numbers A and B, and feeds its output X, to the next row of adders which adds X and C to give the sum S = C + X = C + B + A. Because p-circuits are invertible, if we clamp the sum S, the circuit naturally explores through all possible sets and multisets of the set of all integers from 0 to 2 4 − 1 that add up to S. The given set for the problem could be implemented through clamping certain bits of A,B and C or externally circuitry could be used to detect only the results that belong to the given set. Fig. 4b shows the how A,B,C is fluctuating between values that satisfy the clamped sum 15.
V. SUBSET-SUM PROBLEM (SSP)
In this section we show how the hardware circuit that was designed for 3SUM problem could be modified to solve a small instance of subset-sum problem (SSP) [11] which is believed to be a fundamentally difficult problem in computer science (NP-complete). In the SSP, a set G with a finite number of positive numbers is defined. And then the decision problem is to ask whether there is a subset S' such that S' ⊆ G whose elements sum to a specified target. For example, Fig. 5 shows a circuit that is programmed to choose a set, S={1, 2, 4} and a target that is defined by 4-bits. In the 3SUM circuit the input bits (A, B, C) were left "floating", here, the inputs are constrained to a given number (1,2, 4) by clamping the remaining bits of an input. For example, the inputs A 1 and A 0 are clamped to zero to make A either 4 or 0. Under these conditions, clamping the output to a specified target makes the circuit search for a consistent input combination to find a subset that satisfies the clamped target. Fig. 5c shows three example targets where the inputs get correlated to satisfy the clamped sum. The invertibility feature that is utilized to solve the SSP in this hardware is similar to those discussed in the context of memcomputing [12] , however the physical mechanisms are completely different.
One striking difference in the design of the SSP we considered, compared to the 3SUM hardware is the direction of information. In 3SUM the connections were from the first layer of Full Adders to the second, as in normal addition (Fig. 4a) . In the SSP, we observed that reversing these connections from the second layer of adder to the first layer drastically improves the accuracy of the solution (Fig. 5a) . A similar observation regarding the directional flow of information for another inverse problem using p-circuits (integer factorization) was made in [5] . Here we have limited the discussion to a small instance of the SSP which would in general require more layers of Full Adders in both vertical and horizontal directions to account for more numbers of elements in S and their size. This example illustrates how invertibility can be combined with standard digital VLSI design to construct any general "cost function" for hard problems of computer science in an asynchronously running hardware platform, without any external clocking.
VI. CONCLUSION
In this paper we have proposed a compact buildingblock for Probabilistic Spin Logic (PSL) combining a recently proposed Embedded MRAM-based p-bit, with a capacitive network that can be implemented using Floating Gate MOS (FGMOS) transistors similar to the neu-MOS concept. We have shown by extensive SPICE simulations that the results of the hardware model for the weighted p-bit agree well with the behavioral equations of PSL. Even though an FGMOS-based capacitive network to do the voltage addition seems like a natural option for the p-bit, we note that the device equations for a conductance network [G ij ] would have been essentially the same. Moreover, our discussion was only about static weights, but an FPGA-like reconfigurable weighting scheme can also be employed either by using transistor-based gates or by additional multiplexing circuitry to perform online learning or to redesign p-circuits. Finally, using the basic building block we have shown how a small instance of a hardware solver of the NP-complete Subset Sum Problem can be designed using the unique invertibility feature of p-circuits.
